? semiconductor components industries, llc, 2014 june, 2014 ? rev. 2 1 publication order number: esd7451/d esd7451, szesd7451 esd protection diodes micro?packaged diodes for esd protection the esd7451 is designed to protect voltage sensitive components that require ultra?low capacitance from esd and transient voltage events. excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for esd protection on designs where board space is at a premium. because of its low capacitance, the part is well suited for use in high frequency designs such as usb 2.0 high speed and antenna line applications. features ? ultra?low capacitance (0.35 pf max) ? low clamping voltage ? stand?off v oltage: 3.3 v ? low leakage ? response time is < 1 ns ? low dynamic resistance < 1 ? iec61000?4?2 level 4 esd protection ? sz prefix for automotive and other applications requiring unique site and control change requirements; aec?q101 qualified and ppap capable ? these devices are pb?free, halogen free/bfr free and are rohs compliant typical applications ? rf signal esd protection ? rf switching, pa, and antenna esd protection ? near field communications maximum ratings rating symbol value unit iec 61000?4?2 (esd) contact air 25 25 kv total power dissipation on fr?5 board (note 1) @ t a = 25 c thermal resistance, junction?to?ambient p d r ja 250 400 mw c/w junction and storage temperature range t j , t stg ?55 to +150 c lead solder temperature ? maximum (10 second duration) t l 260 c stresses exceeding those listed in the maximum ratings table may damage the device. if any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. fr?5 = 1.0 x 0.75 x 0.62 in. see application note and8308/d for further description of survivability specs. device package shipping ? ordering information http://onsemi.com ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our t ape and reel packaging specification s brochure, brd8011/d. esd7451n2t5g xdfn2 (pb?free) 8000 / tape & reel marking diagram 1 cathode 2 anode e = specific device code m = date code xdfn2 case 711am e m SZESD7451N2T5G xdfn2 (pb?free) 8000 / tape & reel
bi?directional tvs i pp i pp v i i r i t i t i r v rwm v c v br v rwm v c v br esd7451, szesd7451 http://onsemi.com 2 electrical characteristics (t a = 25 c unless otherwise noted) symbol parameter i pp maximum reverse peak pulse current v c clamping voltage @ i pp v rwm working peak reverse voltage i r maximum reverse leakage current @ v rwm v br breakdown voltage @ i t i t test current *see application note and8308/d for detailed explanations of datasheet parameters. electrical characteristics (t a = 25 c unless otherwise specified) parameter symbol conditions min typ max unit reverse working voltage v rwm 3.3 v breakdown voltage (note 2) v br i t = 1 ma 6.0 v reverse leakage current i r v rwm = 3.3 v < 1.0 50 na clamping voltage (note 3) v c i pp = 1 a 10 v clamping voltage (note 3) v c i pp = 3 a 13 v esd clamping voltage v c per iec61000?4?2 junction capacitance c j v r = 0 v, f = 1 mhz v r = 0 v, f = 1 ghz 0.25 0.22 0.35 0.35 pf dynamic resistance r dyn tlp pulse 0.55 2. breakdown voltage is tested from pin 1 to 2 and pin 2 to 1. 3. non?repetitive current pulse at t a = 25 c, per iec61000?4?5 waveform.
esd7451, szesd7451 http://onsemi.com 3 figure 1. iv characteristics figure 2. cv characteristics i (a) v (v) capacitance (pf) vbias (v) 1.e?11 1.e?10 1.e?09 1.e?08 1.e?07 1.e?06 1.e?05 1.e?04 1.e?03 1.e?12 ?8 ?6 ?4 ?2 0 2 4 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 ?3 ?2 ?1 0 1 2 3 figure 3. rf insertion loss figure 4. capacitance over frequency capacitance (pf) frequency (ghz) 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.0 2.0 3.0 4.0 5.0 6.0 7.0 68 db (esd7451_882..s(2,1)) frequency (hz) ?14 ?12 ?10 ?8 ?6 ?4 ?2 1.e+08 1.e+09 1.e+10 0 2 figure 5. positive tlp i?v curve tlp current (a) vc, voltage (v) 0 2 4 6 8 10 12 14 16 048121620 figure 6. negative tlp i?v curve 1.4 1.6 1.8 2.0 8.0 9.0 1 0 0 2 4 6 8 2 6 10 14 18 equivalent v iec (kv) tlp current (a) vc, voltage (v) 0 ?2 ?4 ?6 ?8 ?10 ?12 ?14 ?16 048121620 0 2 4 6 8 2 6 10 14 18 equivalent v iec (kv)
esd7451, szesd7451 http://onsemi.com 4 iec 61000?4?2 spec. level test volt- age (kv) first peak current (a) current at 30 ns (a) current at 60 ns (a) 1 2 7.5 4 2 2 4 15 8 4 3 6 22.5 12 6 4 8 30 16 8 i peak 90% 10% iec61000?4?2 w aveform 100% i @ 30 ns i @ 60 ns t p = 0.7 ns to 1 ns figure 7. iec61000?4?2 spec 50 50 cable tvs oscilloscope esd gun figure 8. diagram of esd test setup esd voltage clamping for sensitive circuit elements it is important to limit the voltage that an ic will be exposed to during an esd event to as low a voltage as possible. the esd clamping voltage is the voltage drop across the esd protection diode during an esd event per the iec61000?4?2 waveform. since the iec61000?4?2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. on semiconductor has developed a way to examine the entire voltage waveform across the esd protection diode over the time domain of an esd pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all esd protection diodes. for more information on how on semiconductor creates these screenshots and how to interpret them please refer to and8307/d. figure 9. 8 x 20 s pulse waveform 100 90 80 70 60 50 40 30 20 10 0 020406080 t, time ( s) % of peak pulse current t p t r pulse width (t p ) is defined as that point where the peak current decay = 8 s peak value i rsm @ 8 s half value i rsm /2 @ 20 s
esd7451, szesd7451 http://onsemi.com 5 package dimensions xdfn2 1.0x0.6, 0.65p (sod?882) case 711am issue o a b e d bottom view b l 0.10 c top view 0.05 c a a1 0.10 c 0.10 c c seating plane side view dim min max millimeters a 0.34 0.44 a1 ??? 0.05 b 0.43 0.53 d 1.00 bsc e 0.60 bsc solder footprint* dimensions: millimeters 1.20 0.60 *for additional information on our pb?free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. 1 l 0.20 0.30 0.47 recommended pin 1 pin 1 indicator e 0.65 bsc a m 0.05 b c a m 0.05 b c 2x e e/2 2x 2x note 3 on semiconductor and are registered trademarks of semiconductor co mponents industries, llc (scillc). scillc owns the rights to a numb er of patents, trademarks, copyrights, trade secrets, and other inte llectual property. a listing of scillc?s pr oduct/patent coverage may be accessed at ww w.onsemi.com/site/pdf/patent?marking.pdf. scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and s pecifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including ?typical s? must be validated for each customer application by customer?s technical experts. scillc does not convey any license under its patent rights nor the right s of others. scillc products are not designed, intended, or a uthorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in whic h the failure of the scillc product could create a situation where personal injury or death may occur. should buyer purchase or us e scillc products for any such unintended or unauthorized appli cation, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unin tended or unauthorized use, even if such claim alleges that scil lc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyrig ht laws and is not for resale in any manner. p ublication ordering information n. american technical support : 800?282?9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81?3?5817?1050 esd7451/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 303?675?2175 or 800?344?3860 toll free usa/canada fax : 303?675?2176 or 800?344?3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your loc al sales representative
|
